verilog - 码农岛

该标签暂无描述

How to declare and use 1D and 2D byte arrays in Ve

贼婆χ·2019-01-30 18:53· 评论·文章

Eliminating unused bits: creating synthesisable mu

混吃等死·2019-01-28 12:21·1 回答·问答

Eliminating unused bits: creating synthesisable mu

聊天终结者·2019-01-28 12:28· 评论·文章

How to wire two modules in Verilog?

一夜七次·2019-01-28 10:57· 评论·文章

How to wire two modules in Verilog?

神经病院院长·2019-01-28 10:45·3 回答·问答

How to initialize contents of inferred Block RAM (

在下西门庆·2019-01-28 02:46· 评论·文章

How to initialize contents of inferred Block RAM (

等我变得足够好·2019-01-28 02:33·3 回答·问答

What does #`DEL mean in verilog?

乱世女痞·2019-01-26 20:15· 评论·文章

What does #`DEL mean in verilog?

闹够了就滚·2019-01-26 19:58·2 回答·问答

Verilog: Can you put “assign” statements within al

狗以群分·2019-01-26 16:49· 评论·文章

Verilog: Can you put “assign” statements within al

迷人小祖宗·2019-01-26 16:55·7 回答·问答

Arithmetic shift acts as a logical shift, regardle

别忘想泡老子·2019-01-26 12:53· 评论·文章

Arithmetic shift acts as a logical shift, regardle

倾城　Initia·2019-01-26 12:57·1 回答·问答

better way of coding a D flip-flop

来，给爷笑一个·2019-01-25 16:43· 评论·文章

better way of coding a D flip-flop

Animai°情兽·2019-01-25 16:24·2 回答·问答

What is the difference between Verilog ! and ~?

贪生不怕死·2019-01-25 07:50· 评论·文章

What is the difference between Verilog ! and ~?

爷、活的狠高调·2019-01-25 07:41·3 回答·问答

Incrementing Multiple Genvars in Verilog Generate

一纸荒年 Trace。·2019-01-24 07:28·2 回答·问答

Incrementing Multiple Genvars in Verilog Generate

再贱就再见·2019-01-24 07:12· 评论·文章

How to 'assign' a value to an output reg i

老娘就宠你·2019-01-23 21:54· 评论·文章

首页上一页 21 22 23 24 25 26 27 28 下一页