verilog - 码农岛

该标签暂无描述

using always@* | meaning and drawbacks

老娘就宠你·2019-07-07 03:27· 评论·文章

using always@* | meaning and drawbacks

\"骚年 ilove·2019-07-07 03:21·3 回答·问答

断言语句的Verilog(Assert statement in Verilog)

傲·2019-07-05 12:06· 评论·文章

how can i know if my code is Synthesizable? [Veril

虎瘦雄心在·2019-07-04 01:11·2 回答·问答

how can i know if my code is Synthesizable? [Veril

别忘想泡老子·2019-07-04 01:36· 评论·文章

$大小，$位的Verilog($size, $bits, verilog)

傲·2019-07-03 18:23· 评论·文章

Why does an If statement cause a latch in verilog?

傲·2019-07-02 03:10· 评论·文章

Why does an If statement cause a latch in verilog?

Emotional °昔·2019-07-02 03:37·4 回答·问答

更好的编码一个d触发器的方式(better way of coding a D flip-flop)

做自己的国王·2019-06-25 10:57· 评论·文章

Accessing instance of one module from inside of se

姐就是有狂的资本·2019-06-25 08:34· 评论·文章

Accessing instance of one module from inside of se

傲·2019-06-25 08:53·3 回答·问答

的Verilog，FPGA，使用未初始化寄存器的(Verilog, FPGA, use of an

混吃等死·2019-06-25 07:47· 评论·文章

Accessing inputs and outputs in sub-modules from t

傲·2019-06-24 03:11· 评论·文章

Accessing inputs and outputs in sub-modules from t

神经病院院长·2019-06-24 03:04·1 回答·问答

Is recursive instantiation possible in Verilog?

女痞·2019-06-24 00:27· 评论·文章

Is recursive instantiation possible in Verilog?

我欲成王，谁敢阻挡·2019-06-24 00:36·1 回答·问答

how to get array of values as plusargs in systemve

仙女界的扛把子·2019-06-23 23:54· 评论·文章

how to get array of values as plusargs in systemve

傲·2019-06-23 23:12·2 回答·问答

Could we have generate inside an always block?

来，给爷笑一个·2019-06-23 18:03· 评论·文章

Could we have generate inside an always block?

对你真心纯属浪费·2019-06-23 18:30·2 回答·问答

首页上一页 14 15 16 17 18 19 20 21 下一页最后一页