I have looked everywhere, the datasheet, the Xilinx website, digilent, etc. etc. and can't find anything! I was able to use the Adept tool to verify that my Cellular RAM is functioning correctly, but I just can't find any stock VHDL code as a controller to write data to and read data from it!! Help!!
相关问题
- How to limit ArangoDB RAM usage inside of a docker
- Evaluation Event Scheduling - Verilog Stratified E
- 16-bit bitwise and in VHDL?
- How to pause processes in case they are consuming
- “Warning C0007 : Architecture has unbound instance
相关文章
- ISE写的.vhd用ISim仿真时输入全是‘U’
- Generating random integer in vhdl
- Memory regions not displayed in 'lspci -vv'
- Decimal number on 7 segment display
- VHDL guarded block 使用时出现Guarded signal unsupported
- VHDL, Can a clocked process introduce latches?
- How to shift a std_logic_vector by std_logic_vecto
- Is it possible to have generic type in vhdl?
Found this link but it's for asynchronous mode, which is not nearly fast enough: http://embsi.blogspot.com/2013/01/how-to-use-cellular-ram-from-micron.html
Eventually found this on the Nexys 2 Digilent page: http://www.digilentinc.com/Products/Detail.cfm?Prod=NEXYS2 under "Onboard Memory controller reference design" It's just a shame that this was not included with Nexys 3 details as it would have saved a lot of time! Hopefully somebody else with this issue could at least find what I posted here and find it quickly...