What is the difference between port and analysis port ? Where to use uvm_blocking_put_port and where to use uvm_analysis_port ? What is advantage of uvm_analysis_port over uvm_blocking_put_port ?
相关问题
- Get system time in VCS
- Best way to access the uvm_config_db from the test
- Regex in SV or UVM
- uvm set_inst_override for a sequence
- Failing to write in systemverilog mailbox
相关文章
- Best way to access the uvm_config_db from the test
- Regex in SV or UVM
- uvm set_inst_override for a sequence
- Failing to write in systemverilog mailbox
- running UVM phases on multiple cores
- I am getting an error while trying to pass the dat
- How to perform uvm_do_on without randomization?
- Where to use uvm_blocking_put_port and uvm_analysi
Port connection is used to connect two independent blocks(components). Both uvm_blocking_put_port and uvm_analysis_port used to transfer data from producer to consumer.
(1) uvm_blocking_put_port: Used for data transfer from a single producer to a single consumer.
(2) uvm_analysis_port: Used for data transfer from a single producer to a single consumer or multiple consumers.
Advantage for this analysis port is that a user can transfer data from a single producer to multiple consumers that is not archived with help of uvm_blocking_put_port.
This thing is also explained in the figure.
Here I provide sample code to get more clarity for uvm_blocking_put_port and uvm_analysis_port.
This image explain use of uvm_blocking_put_port
Remember: Port connection is used to connect two or more independent component.
(1) uvm_blocking_put_port EXAMPLE.
This image gives explanation of uvm_analysis_port (2) uvm_analysis_port EXAMPLE