What is the difference between display vs strobe vs monitor in verilog?
相关问题
- Using single ended port in logic expecting diff-pa
- Warning: (vsim-7) Failed to open readmem file “mem
- Evaluation Event Scheduling - Verilog Stratified E
- Which way is better writing a register path in Ver
- How to write a module with variable number of port
相关文章
- ' << ' operator in verilog
- Why is Verilog not considered a programming langua
- Best way to access the uvm_config_db from the test
- Finding the next in round-robin scheduling by bit
- Verilog D-Flip-Flop not re-latching after asynchro
- What does |variable mean in verilog?
- Use of wire inside an always block?
- The states in this FSM machine are changing too qu
I'll be nice and summarize the LRM (Language Reference Manual), but you should read it. Everything is in IEEE Std 1800-2012 § 21.2 Display system tasks (Technically SystemVerilog, but these functions are identical.)
$display
: print the immediate values$strobe
: print the values at the end of the current timestep$monitor
: print the values at the end of the current timestep if any values changed.$monitor
can only be called once; sequential call will override the previous.$write
: same as$display
but doesn't terminate with a newline (\n
)Example:
Outputs: (notice the print order and that monitor is not displayed at time 2)
Verilog/SystemVerilog contains a well organized event queue. All the statements in each and every time stamp executes according to this queue.
Have a look at this image : VERILOG EVENT REGIONS
Sample code is available at : Display/Strobe/Monitor
Hope this code makes it clear.